INTRODUCTION
Two-dimensional placement is a well studied topic.
However, the importance of placement cannot ever be ignored due to changing design complexities and requirements. One technology that is evolving very rapidly is field programmable gate array (FPGA). Currently, commercially available devices can map up to four million gate equivalent designs [12] and some of the newly announced products like Altera's APEX series [11] Our goal is to speed up the mapping process by speeding up the placement step. Motivated with this goal, we have designed a two-step fast placement tool for array based designs. Our algorithms make use of tabu search [9] based optimization for finding good placement solutions. Circuit routability is enhanced using an edge based model for minimizing the total wire length of the circuit. The circuit timing optimizations are carried out using an edge based model for critical path length minimization. As a practical demonstration, we map several benchmark designs on FPGAs and compare the results against a simulated annealing search based technique for placement [21] . We also compare the results to the simulated annealing based, ultra fast placement work done in [22] , and we compare results with commercial CAE tools from Xilinx, both the XACT [9] . Unlike approaches like simulated annealing that rely on good random choices, tabu search exploits both good and bad strategic choices to guide the search process. Tabu search uses the idea of a move to define the neighborhood of any given solution, and imposes restrictions in the form of a tabu on certain moves to avoid local optima.
As a meta-heuristic, tabu search guides local heuristic search procedures beyond local optima. In tabu search, a list of possible moves is created. In the short term, as moves in the list are executed, tabu, or restrictions, are placed on the executed moves in order to avoid local optima. This tabu is typically in the form of a time limit, and unless certain conditions are met (e.g., aspiration criteria), the move will not be performed again until the time limit has expired. This short term phase is associated with intensification of the search strategy. During the intensification stage, short term memory is used to explore closely related solutions in the local neighborhood. Good [23] . Their cost function was based only on total wire length, and therefore, designed to enhance routability and not performance, whereas our algorithm also improves circuit performance.
Lira, Chee and Wu developed a tabu search based placement with global routing strategy for standard cells [14, 15] . Their algorithm for standard cells is a divide and conquer strategy based on successive partitioning while ours uses force directed placement.
PLACEMENT
In this section we describe our two-dimensional placement solution. First we describe our model t0r abstracting the information from M and S into a Graph G. Then we describe our total wire length minimization and critical edge length minimization tabu searches respectively.
Model
We convert each multi-terminal net to a set of edges where each edge consists of the driving terminal and one driven terminal. We use this model to keep net sources and sinks in close proximity thereby enhancing circuit performance. We create the set ofedges by converting the hyper-graph input circuit model described earlier to a graph G (V, E) where 
Overall we see vertex v has a slight pull to the north and a strong pull to the west. Similarly in Figure 4 we see vertex v4 has PN(v4) PSv4) --0, PE(v4) 2, and PW(v4) -2 due to edge e2 (v4, vs)E Ev4. Tab. II), we placed the circuits using our TS_TWL algorithm and compared the execution time to the ultra fast placement [22] work done at Toronto. We assume each of the 
